package XunChunCPU.common.Bundles

import chisel3._
import XunChunCPU.common.CommonConfig._ 

class MemInfo extends Bundle {
    val memType = Output(UInt(3.W))
    val memAddr = Output(UInt(instrAddrLen.W))
}